The electronic properties and nanostructure of InAs nanowires are correlated by creating multiple field effect transistors (FETs) on nanowires grown to have low and high defect density segments. 4.2 K carrier mobilities are ∼4× larger in the nominally defect free segments of the wire. We also find that dark field optical intensity is correlated with the mobility, suggesting a simple route for selecting wires with a low defect density. At low temperatures, FETs fabricated on high defect density segments of InAs nanowires showed transport properties consistent with single electron charging, even on devices with low resistance ohmic contacts. The charging energies obtained suggest quantum dot formation at defects in the wires. These results reinforce the importance of controlling the defect density in order to produce high quality electrical and optical devices using InAs nanowires.
fields. Small electron effective masses make it straightforward to grow nanowires with diameters comparable to the Fermi wavelength, resulting in the observation of quantum confinement effects at room temperature. 5 Mean free paths of over 100 nm have been measured at room temperature, 6, 7 leading to high performance III-V nanowire ballistic transistors. However, as the long history of two-dimensional electron gasses shows, it is only through careful growth optimization and minimization of defects that semiconductor structures may be made clean enough to display new physics and produce the highest performance devices. [8] [9] [10] III-V nanowires are typically grown via the 'Vapor-Liquid-Solid' (VLS) method, in which layer by layer growth is directed by a metal nanoparticle. Originally described in 1964 by Wagner and Ellis for the growth of silicon 'nanowhiskers', 11 this method has since been applied to grow a large range of materials. [12] [13] [14] [15] In bulk form, III-V materials occur in either the zincblende or wurtzite crystal structure. 16 However, for many of these compounds, the energy difference between the two phases is small, on the order of 10 meV/atom for bulk InAs. 17 In addition, when the dimensions of the system are reduced the surface energy becomes important and can cause the wurtzite phase to be more energetically favorable than zincblende. This transition is predicted to occur at a critical diameter of 10-20 nm in 111 InAs nanowires. 18 For slightly larger wires, the structure may alternate between zincblende and wurtzite over nanometer length scales, [19] [20] [21] resulting in planar defects at the phase boundaries. Recent experiments have connected these defects with reduced carrier lifetime, as determined from photoconductivity measurements, and photoluminescence (PL) intensity. [22] [23] [24] The presence of these defects will certainly affect the nanowire's carrier mobility in addition to the optical properties. However, it is not clear that this mobility reduction will be significant when compared with other sources, such as impurity and surface scattering. We address these questions by measuring the mobility in InAs nanowires grown to have segments of both high and low defect density. Nanowires are chosen with a minimal degree of tapering in order to isolate the effects of planar defects on the mobility. We find that the 4.2 K mobility is ∼4× larger in the nominally defect free segments. Coulomb diamonds are observed in finite bias transport measurements taken at low temperatures on high defect density nanowires, even on devices with low resistance contacts, suggesting the formation of quantum dots at defects within the nanowire. We also find a correlation between dark-field optical intensity and mobility, which suggests that simple optical microscopy measurements can be used to sort wires based on their defect density. Our results demonstrate that control of the defect density is of crucial importance if InAs nanowires are to be used as systems for isolation and control of single electron spins. 25 Various methods have been used to control the formation of planar defects, including growing ultrathin nanowires, 26 using substrates with alternative orientations, [27] [28] [29] and modifying the topography of the growth substrate. 30 However, one of the simplest and most effective methods demonstrated is the two-temperature growth process. 22, 31, 32 Here, nanowire growth is initiated during a high temperature nucleation step while subsequent growth of the nanowire is performed at much lower temperatures, producing nanowires with very low levels of defects and tapering.
Nanowires were grown on InAs <111>B substrates using a gold-colloid seeded VLS growth process in a home-built MOVPE growth system. 33 Defect density along the length of the nanowire was controlled using a three step growth process. First, a two min, 500 • C growth step nucleates nanowire growth. The temperature was then lowered to 440 • C to grow a nominally defect-free segment. Finally, the temperature was raised to 500 • C to grow a defect-rich segment. The resulting nanowires ranged from 5 to 12 µm in length. The growth substrate was sonicated in ethanol to produce a nanowire suspension, which was then dispersed on carbon grids for analysis using a Phillips CM200 transmission electron microscope (TEM). Both bright-field and dark-field TEM show strong banding perpendicular to the growth axis in the section of the nanowire grown during the final high temperature phase (nearest the catalyst particle), as shown in Fig. 1 . High resolution TEM (HRTEM) shows that the section of nanowire grown during the final high temperature phase contains a high density of defects (>1 nm −1 ), while the section grown at 440 • C contains less than one defect per micrometer of length. Additionally, the growth is very uniform with virtually no tapering: the diameter of the nanowires varies less than one nanometer over several micrometers in length. Variations in the nanowire mobility due to a length dependent diameter can be neglected due to the extremely low amount of tapering in these nanowires. To eliminate the possibility of gold contamination from the catalyst particle skewing our results, EDX chemical analysis was performed both in the TEM and a FEI Quanta ESEM with an STEM stage. Within the sensitivity of each tool, the measurements showed no trace of gold in any section of the nanowire other than the catalyst particle. Electrical devices were fabricated by dispersing nanowires on silicon substrates covered with 120 nm of thermal oxide. The nanowires were then located relative to pre-patterned alignment marks using dark-field optical microscopy. Twenty four nanowires were selected for device fabrication. Electron beam lithography was used to define a number of contacts along the length of each nanowire, resulting in several field effect transistors (FETs) per nanowire as illustrated in Fig.   2a . Each FET was designed to have a contact width of 500 nm and channel length of 1.5 µm. TiAu contacts were thermally evaporated after removing the native oxide on the nanowires using an ammonium polysulfide ((NH 4 ) 2 S x ) etch. 34 Two probe transport measurements were performed on each nanowire segment located between a pair of contacts. Figure 2b displays the measured current through each segment as a function of back gate voltage, I ds -V bg , with a 100 mV source-drain bias, V ds . Many of the shorter (≤ 6 µm) devices showed uniform electrical properties over the length of the nanowire, possibly due to cleavage near the middle of the nanowire during sonication. However, five of the longest nanowires showed distinctly different behavior in the two halves of the nanowire. In each case, as the position moves closer to the catalyst particle (and to regions of higher defect density), the on current decreases, the threshold voltage rises and the slope of the traces near depletion decreases.
Field effect mobilities were extracted using the I ds -V bg transfer curves shown in Fig. 2b according to equation 1:
where g m is the peak transconductance, L g is the gated nanowire length, and C g is the gate capacitance. The peak transconductance is extracted from transport measurements and the gate length is determined from SEM images of the devices. Directly measuring the gate capacitance for nanowire devices can be challenging, as the extremely low capacitance (on the order of 100 aF) is typically swamped by parasitic capacitances. However, recent work has produced clever means of separating the gate capacitance from the parasitics. 36, 37 These measurements show that the actual gate capacitance is well approximated by numerical simulations. We therefore used Ansoft's Maxwell finite element solver to calculate the gate capacitances for a range of nanowire diameters.
As may be expected, the regions of the nanowire demonstrating higher conductance correlate with higher field-effect mobilities, as shown in Fig. 2c . The room temperature mobilities are about 2× larger in the nominally defect free segments, in agreement with previous observations. 24 However, the 4.2 K mobility shows a much more pronounced increase of approximately 4.4×. This suggests that while the room temperature mobility is close to being limited by phonon scattering, the planar defects are the dominant factor limiting mobility at low temperatures. The maximum low temperature mobility observed in defect-free segments from various samples (∼16,000-18,000 cm 2 /V·s) compares favorably with InAs/InP core-shell nanowires. 38 To demonstrate that this is not an isolated effect, a histogram of the 4.2 K mobility from 37
FETs is shown in [figure] [3] []3a. Data from all FETs measured are displayed with no attempt to pre-sort individual samples into low or high defect density categories. This histogram appears to show two separate maxima, which are likely attributable to low and high defect density segments.
The two maxima are insensitive to how the data are binned. Furthermore, the distribution is consistent with a maximum 4.2 K mobility increase of ∼4× between defect-dense and defect-free regions. intensity, show degraded values in 111 oriented III-V nanowires with planar defects. 23, 24, 39 In the process of locating the nanowires using dark-field optical microscopy, a few nanowires were observed to have two separate regions of high and low optical brightness, as displayed in Fig. 3c .
Later transport measurements confirmed that these regions are correlated with the high and low mobility sections of the same nanowires. To demonstrate this more fully, Fig. 3b shows a plot of measured mobility versus optical brightness for a set of nanowires. These show a reduced set of data versus Fig. 3a , due to both the difficulty in assigning regions of the optical image to individual
FETs and the relatively large amount of noise present in the optical data. With this in mind, we produced the data in Fig. 3b using one of two methods: for nanowires which showed homogenous behavior, the highest mobility measured on the wire was plotted versus the optical brightness averaged over a linescan of the entire nanowire. Nanowires which showed a definite change in mobility over the length of the wire were treated as two separate, homogenous nanowires. The resulting graph clearly demonstrates the correlation of mobility with dark-field optical brightness and suggests that the very same optical images used to locate nanowires may be used to easily preselect for the highest mobility nanowires prior to fabrication.
Finally, low bias measurements were performed at 4.2 K. Figure 4a shows two I ds -V bg curves, each taken from FETs at opposite ends of a single nanowire. Here, V ds = 1 mV was applied across the FET as V bg was swept from 10 V to -5 V. While the low defect density section of nanowire displays relatively sharp depletion at approximately 0 V, the high defect density segment shows current oscillations well after it appears to be depleted at ∼6 V. To further investigate this behavior, we measured the differential conductance (g = dI ds /dV ds ) as a function of back gate voltage, V bg , as shown in Figure 4b . These data were taken with an ac excitation of 100 µV.
Peaks in conductance, observed at V ds = 0, split at finite bias, resulting in 'Coulomb diamonds', a signature of single electron charging. However, in contrast with gate defined GaAs quantum dots, the Coulomb oscillations observed here are irregular. The data are suggestive of a multiple quantum dot structure, with each dot having a different characteristic charging energy.
The observation of Coulomb diamonds at 4.2 K is significant, as there is no externally imposed confinement potential. From electrostatics simulations, the total capacitance of a quantum dot consisting of the entire nanowire bounded by the source-drain contacts is 150 aF, which leads to a predicted charging energy of e 2 /(2C) = 0.5 meV. The observed charging energies are in the range of 3-7 meV, implying quantum dot sizes of 50-200 nm. Scanned gate microscopy measurements performed by Bleszyncski et al. 40 showed the formation of several series quantum dots in nominally homogenous InAs nanowires. The exact source of the confinement defining the quantum dots was not known, and was attributed to disorder. In the low defect density segments measured here, we find clean depletion with no signatures of Coulomb blockade. These results, combined with previous scanned gate microscopy measurements, indicate that the confinement is being imposed by the defect structure of the nanowire.
Future work may involve performing a more complete measurement of the temperature dependence for both high and low defect density nanowires. Additionally, measuring the mobility for nanowires with high and low defect density segments of a wide range of diameters could allow the crossover from defect limited mobility to surface scattering mobility to be observed. In practice, this is difficult as the twinning defect density is expected to be dependent on the diameter, but careful calibration of the growth parameters could circumvent this. Finally, although growing very high quality nanowires has obvious utility, high defect density nanowires may also be useful for investigating various quantum transport phenomenon. For instance, the influence of a controllable defect density on electron localization could be investigated. 41 We have demonstrated a reduction of the twinning defect density in InAs nanowires grown using a two-temperature growth process. Electrical transport measurements on single nanowires containing defect-free and defect-rich segments, illustrate the importance of controlling the twinning defect density in order to fabricate high mobility nanowire devices. At low temperatures, defect rich nanowires showed signatures of Coulomb blockade, most likely due to electronic localization at the defects. These results imply that control over the defect structure could possibly be used to define quantum dots, as an alternative to other methods such as introducing InP tunnel barriers 42 or through lithography. [43] [44] [45] Finally, defect rich nanowires have distinct optical signatures that can be detected using a standard optical microscope, which allows a simple method for pre-selecting the highest mobility wires before device fabrication.
